











**TCA9548A** SCPS207D-MAY 2012-REVISED JANUARY 2015

# TCA9548A Low-Voltage 8-Channel I<sup>2</sup>C Switch With Reset

#### **Features**

- 1-to-8 Bidirectional Translating Switches
- I<sup>2</sup>C Bus and SMBus Compatible
- Active-Low Reset Input
- Three Address Pins, Allowing up to Eight TCA9548A Devices on the I<sup>2</sup>C Bus
- Channel Selection Through an I<sup>2</sup>C Bus, In Any Combination
- Power Up With All Switch Channels Deselected
- Low Ron Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power Up
- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 1.65-V to 5.5-V
- 5-V Tolerant Inputs
- 0- to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - ±2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - ±1000-V Charged-Device Model (C101)

# 2 Applications

- Servers
- Routers (Telecom Switching Equipment)
- **Factory Automation**
- Products With I<sup>2</sup>C Slave Address Conflicts (Such as Multiple, Identical Temperature Sensors)

## 3 Description

The TCA9548A device has eight bidirectional translating switches that can be controlled through the I<sup>2</sup>C bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register.

The system master can reset the TCA9548A in the event of a time-out or other improper operation by asserting a low in the RESET input. Similarly, the power-on reset deselects all channels and initializes the I<sup>2</sup>C/SMBus state machine. Asserting RESET causes the same reset and initialization to occur without powering down the part.


The pass gates of the switches are constructed so that the VCC pin can be used to limit the maximum high voltage, which is passed by the TCA9548A. Limiting the maximum high voltage allows the use of different bus voltages on each pair, so that 1.8-V or 2.5-V or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pullup resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5-V tolerant.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TCA9548A	TSSOP (24)	7.80 mm × 4.40 mm
	VQFN (24)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Application Diagram





# **Table of Contents**

0.4.00	0.4			_
9.2 Functional Block Diagram	9.2	1	Applications	2
9.3 Feature Description	9.3	1	Description	3
9.4 Device Functional Modes	9.4			
9.5 Programming	9.5	_		
0 Application and Implementation	10 App		<del>-</del>	
10.1 Application Information	10.1		•	
10.2 Typical Application	10.2		=	7
		-		
11.1 Power-On Reset Requirements			· ·	
•		, ,	•	
-	<del>-</del>			
•			_	
		racteristics6	7.7 Switching Characte	
		Requirements 7	7.8 Reset Timing Requi	
13.2 Electrostatic Discharge Caution	13.2	cteristics7	7.9 Typical Characterist	
13.3 Glossary	13.3	rement Information 8	Parameter Measurem	8
4 Mechanical, Packaging, and Orderable Information				
Information	Info		Detailed Description.	9
	Device Functional Modes	9.2 Functional Block Diagram	1   9.2   Functional Block Diagram   9.3   Feature Description   9.4   Device Functional Modes   9.5   Programming   9.5   Programming   9.6   Programming   9.7   Programming   9.8   Programming   9.9   Programming   Programming   10.1   Application Information   10.2   Typical Application   11.1   Power-On Reset Requirements   11.1   Power-On Reset Requirements   12.2   Layout Guidelines   12.2   Layout Example   12.2   Layout Example   13.1   Trademarks   13.1   Trademarks   13.2   Electrostatic Discharge Caution   13.3   Glossary   13.3   Glossary   13.3   Glossary   13.4   Mechanical, Packaging, and Orderate   13.5   Programming   13.5   Programming   13.6   Programming   13.7   Programming   13.7	Applications 1 9.2 Functional Block Diagram 9.3 Feature Description 9.4 Device Functional Modes 9.5 Programming 9.5 Programming 9.6 Programming 9.6 Programming 9.7 Programming 9.7 Programming 9.8 Programming 9.8 Programming 9.9 Programmin


# 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision C (November 2013) to Revision D	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
<u>•</u>	Updated Typical Application schematic.	18
C	hanges from Revision B (November 2013) to Revision C	Page
•	Updated V <sub>POR</sub> and I <sub>CC</sub> standby specification.	5
C	hanges from Revision A (July 2012) to Revision B	Page
•	Updated document formatting.	1
•	Removed ordering information.	1



# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		TYPE	DESCRIPTION				
NAME	TSSOP (PW)	QFN (RGE)	ITPE	DESCRIPTION			
A0	1	22	Input	Address input 0. Connect directly to V <sub>CC</sub> or ground.			
A1	2	23	Input	Address input 1. Connect directly to V <sub>CC</sub> or ground.			
RESET	3	24	Input	Active-low reset input. Connect to $V_{CC}$ or $V_{DPUM}^{\ (1)}$ through a pull-up resistor, if not used.			
SD0	4	1	I/O	Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.			
SC0	5	2	I/O	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.			
SD1	6	3	I/O	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.			
SC1	7	4	I/O	Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.			
SC2	8	5	I/O	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.			
SC2	9	6	I/O	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.			
SD3	10	7	I/O	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.			
SC3	11	8	I/O	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.			
GND	12	9	Ground	Ground			
SD4	13	10	I/O	Serial data 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor.			
SC4	14	11	I/O	Serial clock 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor.			
SD5	15	12	I/O	Serial data 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor.			
SC5	16	13	I/O	Serial clock 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor.			
SD6	17	14	I/O	Serial data 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor.			
SC6	18	15	I/O	Serial clock 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor.			
SD7	19	16	I/O	Serial data 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor.			
SC7	20	17	I/O	Serial clock 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor.			
A2	21	18	Input	Address input 2. Connect directly to V <sub>CC</sub> or ground.			
SCL	22	19	I/O	Serial clock bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.			
SDA	23	20	I/O	Serial data bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.			
VCC	24	21	Power	Supply voltage			

<sup>(1)</sup> V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPUM</sub> is the master I<sup>2</sup>C reference voltage and V<sub>DPU0</sub>-V<sub>DPU7</sub> are the slave channel reference voltages.



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.5	7	V
VI	Input voltage (2)	-0.5	7	V
I	Input current	-20	20	mA
Io	Output current	-25		mA
I <sub>CC</sub>	Supply current	-100	100	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	5.5	V
V <sub>IH</sub>	High-level input voltage	SCL, SDA	$0.7 \times V_{CC}$	6	V
		A2–A0, RESET	$0.7 \times V_{CC}$	$V_{CC} + 0.5$	V
V	Low-level input voltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	V
V <sub>IL</sub>		A2–A0, RESET	-0.5	$0.3 \times V_{CC}$	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

#### 7.4 Thermal Information

		TCAS		
	THERMAL METRIC <sup>(1)</sup>	PW	RGE	UNIT
		24 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.8	57.2	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.1	62.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	62.7	34.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.9	3.8	- C/VV
ΨЈВ	Junction-to-board characterization parameter	62.3	34.4	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	15.5	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.5 Electrical Characteristics<sup>(1)</sup>

V<sub>CC</sub> = 2.3 V to 3.6 V, over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>PORR</sub>	Power-on reset v	oltage, V <sub>CC</sub> rising	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>			1.2	1.5	V
V <sub>PORF</sub>	Power-on reset versel falling (4)	oltage, V <sub>CC</sub>	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>		0.8	1		V
				5 V		3.6		
				4.5 V to 5.5 V	2.6		4.5	
				3.3 V		1.9		
\	Outlieb and and and		V V 1 400 vA	3 V to 3.6 V	1.6		2.8	.,
$V_{o(sw)}$	Switch output vol	tage	$V_{i(sw)} = V_{CC}$ , $I_{SWout} = -100 \mu A$	2.5 V		1.5		V
				2.3 V to 2.7 V	1.1		2	
				1.8 V		1.1		
				1.65 V to 1.95 V	0.9		1.25	
			V <sub>OL</sub> = 0.4 V		3	6		
I <sub>OL</sub>	SDA		V <sub>OL</sub> = 0.6 V	1.65 V to 5.5 V	6	9		mA
	SCL, SDA				-1		1	
	SC7–SC0, SD7–SD0 A2–A0 RESET		(3)		-1		1	
l <sub>l</sub>			V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>	1.65 V to 5.5 V	-1		1	μA
					-1		1	
				5.5 V		50	80	
			(3)	3.6 V		20	35	
		$f_{SCL} = 400 \text{ kHz}$	$V_I = V_{CC}$ or $GND^{(3)}$ , $I_O = 0$	2.7 V		11	20	
				1.65 V		6	10	
	Operating mode		= 100 kHz $V_1 = V_{CC}$ or $GND^{(3)}$ , $I_0 = 0$	5.5 V		9	30	
		f <sub>SCL</sub> = 100 kHz		3.6 V		6	15	
				2.7 V		4	8	
				1.65 V		2	4	
I <sub>CC</sub>				5.5 V		0.2	2	μA
				3.6 V		0.1	2	
		Low inputs	$V_{I} = GND^{(3)}, I_{O} = 0$	2.7 V		0.1	1	
				1.65 V		0.1	1	
	Standby mode			5.5 V		0.2	2	
				3.6 V		0.1	2	
		High inputs	$V_I = V_{CC}, I_O = 0$	2.7 V		0.1	1	
				1.65 V		0.1	1	
<b>A.</b> I.	Supply-current	SCL or SDA input at 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(3)</sup>	4.05.7/45.5.7/		3	20		
ΔI <sub>CC</sub>	change	SCL, SDA	SCL or SDA input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or $\text{GND}^{(3)}$	1.65 V to 5.5 V		3	20	μA
	A2-A0		$V_I = V_{CC}$ or $GND^{(3)}$			4	5	
Ci	RESET			1.65 V to 5.5 V		4	5	pF
	SCL		$V_I = V_{CC}$ or $GND^{(3)}$ , Switch OFF			20	28	
C. (5)	SDA		$V_I = V_{CC}$ or GND <sup>(3)</sup> , Switch OFF	1.65 V to 5.5 V		20	28	nE
C <sub>io(off)</sub> (5)	SC7-SC0, SD7-	SD0	vI = vCC or GIND W, SWITCH OFF	1.00 V (U 0.0 V		5.5	7.5	pF

<sup>(1)</sup> For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges.

All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V  $V_{CC}$ ),  $T_A = 25^{\circ}C$ . RESET =  $V_{CC}$  (held high) when all other input voltages,  $V_I = GND$ . The power-on reset circuit resets the  $I^2C$  bus logic with  $V_{CC} < V_{PORF}$ .  $C_{io(ON)}$  depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.



# Electrical Characteristics<sup>(1)</sup> (continued)

V<sub>CC</sub> = 2.3 V to 3.6 V, over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
R <sub>ON</sub>		$V_0 = 0.4 \text{ V}, I_0 = 15 \text{ mA}$	4.5 V to 5.5 V	4	10	20	
	Cuitab on vaciatores		3 V to 3.6 V	5	12	30	0
	Switch-on resistance	V 0.4 V 1 40 A	2.3 V to 2.7 V	7	15	45	Ω
		$V_0 = 0.4 \text{ V}, I_0 = 10 \text{ mA}$	1.65 V to 1.95 V	10	25	70	

# 7.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

			STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0 <sup>(1)</sup>		0 <sup>(1)</sup>		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	$20 + 0.1C_b$ (2)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output (SDn) fall time (10-pF to	9 400-pF bus)		300	$20 + 0.1C_b$ (2)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and	d start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition	n setup	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition	n hold	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		0.6		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) (3)	SCL low to SDA output low valid		1		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) (3)	SCL low to SDA output high valid		0.6		0.6	μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	·	400	pF

<sup>(1)</sup> A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal), to bridge the undefined region of the falling edge of SCL.

#### 7.7 Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> ≤ 100 pF (unless otherwise noted) (see Figure 5)

PARAMETER			FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT	
t <sub>pd</sub> <sup>(1)</sup> F	Propagation delay time	$R_{ON} = 20 \Omega, C_L = 15 pF$	SDA or SCL		SDn or SCn	0.3	no
		$R_{ON} = 20 \Omega, C_{L} = 50 pF$		2011 OF 2CH	1	ns	
t <sub>rst</sub> (2)	RESET time (SDA clear)		RESET	SDA	500	ns	

<sup>(1)</sup> The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

<sup>(2)</sup>  $C_b = \text{total bus capacitance of one bus line in pF}$ 

<sup>(3)</sup> Data taken using a 1-kΩ pull-up resistor and 50-pF load (see Figure 6)

<sup>(2)</sup> t<sub>rst</sub> is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t<sub>WL</sub>.




# 7.8 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	MIN	MAX	UNIT
$t_{W(L)}$	Pulse duration, RESET low	6		ns
t <sub>REC(STA)</sub>	Recovery time from RESET to start	0		ns

# 7.9 Typical Characteristics






# 8 Parameter Measurement Information



**SDA LOAD CONFIGURATION** 



**VOLTAGE WAVEFORMS** 


BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. Not all parameters and waveforms are applicable to all devices.


Figure 5. I<sup>2</sup>C Load Circuit and Voltage Waveforms



# **Parameter Measurement Information (continued)**



#### **SDA LOAD CONFIGURATION**



- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub>/t<sub>f</sub> ≤ 30 ns.
- C. I/Os are configured as inputs.
- D. Not all parameters and waveforms are applicable to all devices.

Figure 6. Reset Load Circuit and Voltage Waveforms



## 9 Detailed Description

#### 9.1 Overview

The TCA9548A is an 8-channel, bidirectional translating I<sup>2</sup>C switch. The master SCL/SDA signal pair is directed to eight channels of slave devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.


The device offers an active-low RESET input which resets the state machine and allows the TCA9548A to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR). Both the RESET function and a POR will cause all channels to be deselected.

The connections of the I<sup>2</sup>C data path are controlled by the same I<sup>2</sup>C master device that is switched to communicate with multiple I<sup>2</sup>C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



# 9.2 Functional Block Diagram





#### 9.3 Feature Description

The TCA9548A is an 8-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I<sup>2</sup>C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I<sup>2</sup>C data flow. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9548A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the TCA9548A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

#### 9.4 Device Functional Modes

#### 9.4.1 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A resets its registers and  $I^2C$  state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

#### 9.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At this point, the reset condition is released, and the TCA9548A registers and  $I^2C$  state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below  $V_{PORF}$  to reset the device.

#### 9.5 Programming

#### 9.5.1 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a master sending a start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 7). After the start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0–A2) of the slave device must not be changed between the start and the stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (start or stop) (see Figure 8).

A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 7).

Any number of data bytes can be transferred from the transmitter to receiver between the start and the stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 9). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.



# **Programming (continued)**




Figure 7. Definition of Start and Stop Conditions




Figure 8. Bit Transfer




Figure 9. Acknowledgment on I<sup>2</sup>C Bus

#### 9.5.2 Device Address

Figure 10 shows the address byte of the TCA9548A.

#### **Programming (continued)**




Figure 10. TCA9548A Address

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

	INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS								
A2	<b>A</b> 1	A0	I C BUS SLAVE ADDRESS								
L	L	L	112 (decimal), 70 (hexadecimal)								
L	L	Н	113 (decimal), 71 (hexadecimal)								
L	Н	L	114 (decimal), 72 (hexadecimal)								
L	Н	Н	115 (decimal), 73 (hexadecimal)								
Н	L	L	116 (decimal), 74 (hexadecimal)								
Н	L	Н	117 (decimal), 75 (hexadecimal)								
Н	Н	L	118 (decimal), 76 (hexadecimal)								
Н	Н	Н	119 (decimal), 77 (hexadecimal)								

**Table 1. Address Reference** 

## 9.5.3 Control Register

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the TCA9548A (see Figure 11). This register can be written and read via the I<sup>2</sup>C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received.

Channel Selection Bits (Read/Write)




Figure 11. Control Register

Copyright © 2012–2015, Texas Instruments Incorporated Product Folder Links: *TCA9548A* 



Table 2. Command Byte Definition
REGISTER BITS

		COMMAND						
B7	B6	B5	B4	В3	B2	B1	В0	COMMAND
Х	Х	Х	Х	Х	Х	Х	0	Channel 0 disabled
^	^	^	^	^	^	^	1	Channel 0 enabled
Х	Х	X	х	X	х	0	X	Channel 1 disabled
^	^	^	^	^	^	1	^	Channel 1 enabled
Х	x x	X	Х	X	0	X	X	Channel 2 disabled
^	^	^	^	^	1	^	^	Channel 2 enabled
Х	Х	X	х	0	Х	Х	Х	Channel 3 disabled
^	^	^	^	1				Channel 3 enabled
Х	X	X	0	X	X	X	X	Channel 4 disabled
^	^	^	1	^	^	^	^	Channel 4 enabled
Х	V	x 0 x	X	X	X	X	X	Channel 5 disabled
^	^	1	^	^	^	^	^	Channel 5 enabled
Х	0	X	Х	X	X	Х	X	Channel 6 disabled
^	1	^	^	^	^	^	^	Channel 6 enabled
0	Х	Х	Х	Х	Х	Х	Х	Channel 7 disabled
1	X	X	X	X	X	X	X	Channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

# 9.5.4 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A resets its registers and  $I^2C$  state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

#### 9.5.5 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9548A in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the TCA9548A registers and  $I^2C$  state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below  $V_{POR}$  and then back up to the operating voltage for a power-reset cycle.

#### 9.5.6 Bus Transactions

Data is exchanged between the master and TCA9548A through write and read commands.

#### 9.5.6.1 Writes

Data is transmitted to the TCA9548A by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 10 for device address). The command byte is sent after the address and determines which SCn/SDn channel receives the data that follows the command byte (see Figure 12). There is no limitation on the number of data bytes sent in one write transmission.




Figure 12. Write to Control Register



#### 9.5.6.2 Reads

The bus master first must send the TCA9548A address with the LSB set to a logic 1 (see Figure 10 for device address). The command byte is sent after the address and determines which SCn/SDn channel is accessed. After a restart, the device address is sent again, but this time, the LSB is set to a logic 1. Data from the SCn/SDn channel defined by the command byte then is sent by the TCA9548A (see Figure 13). After a restart, the value of the SCn/SDn channel defined by the command byte matches the SCn/SDn channel being accessed when the restart occurred. Data is clocked into the SCn/SDn channel on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.




Figure 13. Read From Control Register



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

Applications of the TCA9548A will contain an  $I^2C$  (or SMBus) master device and up to eight  $I^2C$  slave devices. The downstream channels are ideally used to resolve  $I^2C$  slave address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the  $I^2C$  master can move on and read the next channel.


In an application where the I<sup>2</sup>C bus will contain many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (see *Design Requirements* and *Detailed Design Procedure*).

## 10.2 Typical Application

Figure 14 shows an application in which the TCA9548A can be used.



#### **Typical Application (continued)**



A. Pin numbers shown are for the PW package.

Figure 14. Typical Application Schematic



#### Typical Application (continued)

#### 10.2.1 Design Requirements

A typical application of the TCA9548A will contain one or more data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU7}$ ). In the event where the master device and all slave devices operate at the same voltage, then  $V_{DPUM} = V_{DPUX} = VCC$ . In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate  $V_{CC}$  voltage.

The A0, A1, and A2 pins are hardware selectable to control the slave address of the TCA9548A. These pins may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels will be activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the TCA9548A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.

Figure 15 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in *Electrical Characteristics*). In order for the TCA9548A to act as a voltage translator, the V<sub>pass</sub> voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V<sub>pass</sub> must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 15, V<sub>pass(max)</sub> is 2.7 V when the TCA9548A supply voltage is 4 V or lower, so the TCA9548A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 14).

#### 10.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$ :


$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{t_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A,  $C_{io(OFF)}$ , the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

# TEXAS INSTRUMENTS

## **Typical Application (continued)**

#### 10.2.3 Application Curves



Submit Documentation Feedback



## 11 Power Supply Recommendations

The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9548A is powered on for the first time or anytime the device must be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

#### 11.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in Figure 18.




Figure 18. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>

Table 3 specifies the performance of the power-on reset feature for TCA9548A for both types of power-on reset.

**PARAMETER** MIN **TYP** MAX UNIT Fall time See Figure 18 100  $V_{CC\ FT}$ ms Rise time See Figure 18 100 0.1  $V_{CC\_RT}$ ms Time to re-ramp (when  $V_{CC}$  drops below  $V_{PORF(min)} - 50$  mV or V<sub>CC</sub> TRR See Figure 18 40 μs when V<sub>CC</sub> drops to GND) Level that V<sub>CC</sub> can glitch down to, but not cause a functional See Figure 19 ٧  $V_{CC\ GH}$ 1.2 disruption when  $V_{CC\ GW} = 1 \mu s$ Glitch width that will not cause a functional disruption when  $V_{CC\_GW}$ See Figure 19 10 μs

Table 3. Recommended Supply Sequencing and Ramp Rates (1)

 $V_{CC\ GH} = 0.5 \times V_{CC}$ 

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V<sub>CC GW</sub>) and height (V<sub>CC GH</sub>) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 19 and Table 3 provide more information on how to measure these specifications.





Figure 19. Glitch Width and Glitch Height

<sup>(1)</sup> All supply sequencing and ramp rate values are measured at  $T_A = 25^{\circ}C$ 

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 20 and Table 3 provide more details on this specification.



## 12 Layout

# 12.1 Layout Guidelines

For PCB layout of the TCA9548A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$  and  $V_{DPU0}$ - $V_{DPU7}$ , may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn and SDn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).

Submit Documentation Feedback



#### 12.2 Layout Example




Figure 21. Layout Schematic



## 13 Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TCA9548A

Copyright © 2012-2015, Texas Instruments Incorporated



# PACKAGE OPTION ADDENDUM

17-Feb-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TCA9548APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A	Samples
TCA9548ARGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

17-Feb-2014


In no event shall TI's liabili	ity arising out of such information	exceed the total purchase	price of the TI part(s) at issue	in this document sold by	TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Feb-2014


# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9548ARGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 17-Feb-2014




#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCA9548ARGER	VQFN	RGE	24	3000	367.0	367.0	35.0	

PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)


# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



# RGE (S-PVQFN-N24)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206344-6/AH 08/14

NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity